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Abstract—Quantum circuits for basic image processing func-
tions such as bilinear interpolation are required to implement
image processing algorithms on quantum computers. In this
work, we propose quantum circuits for the bilinear interpolation
of NEQR encoded images based on Clifford+T gates. Quantum
circuits for the scale up operation and scale down operation are
illustrated. The proposed quantum circuits are based on quantum
Clifford+T gates and are optimized for T-count. Quantum circuits
based on Clifford+T gates can be made fault tolerant but the T
gate is very costly to implement. As a result, reducing T-count is
an important optimization goal. The proposed quantum bilinear
interpolation circuits are based on (i) a quantum adder, (ii) a
proposed quantum subtractor, and (iii) a quantum multiplication
circuit. Further, both designs are compared and shown to be supe-
rior to existing work in terms of T-count. The proposed quantum
bilinear interpolation circuits for the scale down operation and
for the scale up operation each have a 92.52% improvement in
terms of T-count compared to the existing work.
I. INTRODUCTION
Quantum computing has promising applications in number
theory, encryption, search, scientific computation and image
processing. For example quantum algorithms have been pro-
posed for image orientation problems, image pattern recog-
nition and image template matching [1] [2]. Quantum image
representations and image manipulation are required in the
quantum circuit implementations of image processing quantum
algorithms. Thus, researchers have proposed quantum image
representations such as the Flexible Representation of Quan-
tum Images (FRQI) [3] and the Novel Enhanced Quantum
Representation (NEQR) [4]. Further, quantum circuits for
image operations such as translation, geometric transformation
and bilinear interpolation have also been developed [5] [6]
[7]. If these quantum circuits are based on Clifford+T gates,
they can be made fault tolerant with error correcting codes
permitting reliable and scalable quantum computation [8] [9]
[10] [11] [12]. The Clifford+T gate family is illustrated in
[8]. The T gate is very costly to implement compared to the
Clifford gates making T-count an important optimization goal
[9] [8] [10] [11] [12].
The design of quantum circuits for operations such as
interpolation for NEQR images has been addressed in the
literature [5]. The existing bilinear interpolation quantum
circuits are based on (i) a quantum subtractor, (ii) a quantum
addition circuit, (iii) a quantum multiplication circuit, and (iv)
a quantum division circuit. The work in [5] also proposes a
color information retrieval scheme based on quantum oracles
operating as lookup tables. While an interesting design, the
bilinear interpolation circuits in [5] suffers from significant T
gate cost because the design is based on quantum arithmetic
circuits that have high T-count. Further, the circuits suffer from
added overhead due to extra quantum arithmetic operations
which can be minimized.
To overcome the limitations of the existing designs, this
work presents quantum circuits for bilinear interpolation of
NEQR encoded images based on Clifford+T gates. Quantum
circuits for the scale up operation and scale down operation
are illustrated. The proposed quantum bilinear interpolation
circuits are based on: (i) a quantum adder, (ii) a proposed
quantum subtractor and (iii) a quantum multiplication circuit.
The proposed quantum bilinear interpolation circuits do not
require a quantum division circuit. The proposed quantum
bilinear interpolation circuits are compared and shown to
be superior to the existing work in terms of T-count and
number of arithmetic units used. This paper is organized
as follows: Section II discusses the Clifford+T gate set and
discusses the novel enhanced quantum representation (NEQR).
Section III illustrates the quantum adder, proposed quantum
subtractor and quantum multiplication circuit used in the
proposed bilinear interpolation circuits. In Section IV, the
design of the proposed quantum bilinear interpolation circuit
for the scale down operation is presented and compared to
the existing work. Lastly, in Section V, the design of the
proposed quantum bilinear interpolation circuit for the scale
up operation is presented and compared to the existing work.
II. BACKGROUND
A. Quantum Gates
Fault tolerant implementation of quantum circuits is of
interest to researchers because physical quantum computers
are prone to noise errors [8] [9] [12]. Recently, researchers
have implemented quantum logic gates and circuits with the
Clifford+T gate set because they can be made fault tolerant [8]
[9] [10] [11] [12]. The set of gates that make up the Clifford+T
gate family is illustrated in [8]. The bilinear interpolation
circuits proposed in this work are composed of the NOT gate,
the Feynman (CNOT) gate, the temporary logical- AND gate
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|x〉 • T+ |x〉 |x〉 • |x〉
|y〉 • T+ |y〉 |y〉 • |y〉
|A〉 • T • H S |x · y〉 |x · y〉
(a) The temporary logical-AND gate and its Clifford+T gate
implementation. This Clifford+T gate implementation of the
temporary logical-AND gate has a T-count of 4. |A〉 is an
ancillae in the state 1√
2
(|0〉+ e
i·pi
4 |1〉).
|x〉 • |x〉 |x〉 • |x〉
|y〉 Z |y〉 |y〉 • |y〉
|x · y〉 H • |x · y〉
(b) The uncomputation gate and its Clifford+T gate im-
plementation. This Clifford+T gate implementation of the
uncomputation gate has a T-count of 0.
Fig. 1: The quantum gates presented in [14] used in this work.
These gates are derived from the designs in [13]. Quantum gate
and graphical representations are shown.
and uncomputation gate. The CNOT gate and the NOT gate
are in the set of gates that make up the Clifford+T gate family
[8]. The temporary logical-AND gate and uncomputation gate
must be constructed from Clifford+T gates and are presented
in [14]. These gates are based on the designs in [13]. The
temporary logical-AND gate is a 3 input, 3 output logic gate
and has the mapping A,B, 1√
2
(|0〉+ e i·pi4 |1〉) to A,B,A · B.
The Clifford+T gate implementation of the temporary logical-
AND gate is shown in Figure 1a. The input labeled |A〉 in
Figure 1a is an ancillae in the state shown in expression 1:
1√
2
(|0〉+ e i·pi4 |1〉) (1)
By using the ancillae set to |A〉, the temporary logical-AND
gate designed in [13] can be realized on three qubits instead
of four [14].
The uncomputation gate is a 3 input, 3 output logic gate
and has the mapping A,B,A · B to A,B, 0. The third input
qubit can be restored to an ancillae after measurement for
use in later computation. The Clifford+T gate implementation
of the uncomputation gate is shown in Figure 1b. A Toffoli
gate can be realized from the temporary logical-AND gate and
uncomputation gate [13]. The Toffoli gate implementation is
shown in Figure 2.
Evaluating quantum circuit performance in terms of the
number of T gates (T-count) is of interest because the fault
tolerant implementation of the T gate is significantly more
costly than the fault tolerant implementation costs of the other
Clifford+T gates [9] [8] [10] [11] [12]. By using the logical-
AND gate and the uncomputation gate to realize quantum
arithmetic circuits, our proposed bilinear interpolation circuits
reduce the number of T gates used.
|x〉 • T+ • |x〉 |x〉 • |x〉
|y〉 • T+ Z |y〉 |y〉 • |y〉
|A〉 • T • H S • H •
|z〉 |z〉 |z〉 |z〉
Fig. 2: The Toffoli gate and its Clifford+T gate implementation
[13]. This Clifford+T gate implementation of the Toffoli gate
has a T-count of 4. |A〉 is an ancillae in the state 1√
2
(|0〉 +
e
i·pi
4 |1〉).
B. Novel Enhanced Quantum Representation (NEQR)
An image must be represented as qubits. Researchers have
proposed several methods to represent both color and greyscale
images on a quantum computer [4] [3]. In this work, we use the
Novel Enhanced Quantum Representation (NEQR) presented
in [4]. NEQR is a means to represent greyscale images on a
quantum machine. For a given image, each pixel is represented
with expression 2:
|Y 〉|X〉|C〉 (2)
Where |Y 〉 and |X〉 are quantum registers that contain the x
and y coordinates of the image and |C〉 contains the greyscale
color of the pixel. Quantum registers |Y 〉 and |X〉 are of size
n and the color information quantum register |C〉 is of size q
to store the needed color information [4] [5]. NEQR improves
the existing encoding scheme FRQI (Flexible Representation
of Quantum Images) because the image color information is
represented as multiple qubits in the computational basis as
opposed to a single qubit in superpositiion. NEQR benefits
from faster image preparation, accurate color measurement and
easier implementation of quantum image processing circuits
compared to FRQI [4].
III. DESIGN OF QUANTUM CIRCUITS USED IN PROPOSED
BILINEAR INTERPOLATION CIRCUITS
The proposed quantum bilinear interpolation circuits are
based on: (i) a quantum adder, (ii) a proposed quantum
subtractor and (iii) a quantum multiplication circuit. The
circuit designs of the quantum adder, quantum subtractor and
quantum multiplier are discussed below:
• Quantum Adder: We use the quantum ripple carry adder
presented in [14] in this work. The quantum adder is
based on the ripple carry adder design in [15]. The
quantum circuit takes two n bit inputs A and B. At
the end of computation, the input A emerges unchanged
and the input B is transformed to the sum B + A. The
quantum adder saves T gates by using the logical-AND
gate and the uncomputation gate implementations shown
in Section II. The design of the quantum addition circuit
is illustrated in [14].
• Proposed Quantum Subtractor: We propose a quantum
subtraction circuit in this work. The proposed quantum
subtraction circuit is shown in Figure 3.
|A0〉 • • • |A0〉
|B0〉 • • |S0〉
• • • •
|A1〉 • • • |A1〉
|B1〉 • • |S1〉
• • • •
|A2〉 • • • |A2〉
|B2〉 • • |S2〉
•
|A3〉 • |A3〉
|B3〉 |S3〉
Fig. 3: Proposed quantum subtraction circuit for four qubit
operands.
To save T gates, the proposed quantum subtraction circuit
is based on the quantum ripple carry adder presented in
[14]. To get the ripple carry adder to perform subtraction,
we use the design approach presented in [16]. As shown
in Figure 3, the input B is complemented before being
applied to the quantum ripple carry adder. Thus, the ripple
carry adder calculates B¯ +A. Afterward, the qubits that
originally held B are complemented again. As a result,
the quantum subtractor calculates (B¯ +A) at the end of
computation. (B¯ +A) is equivalent to B−A [16]. While
the example in Figure 3 is sized for 4 qubit operands,
the proposed quantum subtraction circuit design can be
extended to any operand size.
• Quantum Multiplier: We use the quantum integer mul-
tiplication circuit presented in [17] in this work. The
quantum multiplication circuit takes two n bit inputs a
and b. At the end of computation, the inputs a and b
emerges unchanged and the product b · a is generated
on ancillae. To save T gates, we use the conditional
adder presented in [14] in the multiplication circuit. The
quantum conditional adder circuit described in [14] takes
two n bit inputs a and b and a 1 bit input control. When
the control = 1, the circuit calculates b + a and when
control = 0 the circuit performs no computation.
IV. DESIGN OF THE PROPOSED BILINEAR INTERPOLATION
CIRCUIT FOR THE SCALE DOWN OPERATION
The proposed quantum circuit for bilinear interpolation
is shown in Figure 4 for the case of a scaling down an
image by an integer value n. Scaling down an image by
an integer value n results in reducing the original y and x
positions of each pixel by 2n. Inputs to the proposed quantum
circuit is the original pixel positions y and x stored in m
bit quantum registers |Y 〉, |X〉, respectively, along with the
corresponding original pixel color information CY,X stored in
quantum register |CY,X〉. Inputs also include the pixel color
information for adjacent pixels at locations (y+1, x), (y, x+1)
and (y + 1, x + 1). The color information for these adjacent
pixels are stored in quantum registers |CY +1,X〉, |CY,X+1〉
and |CY+1,X+1〉 respectively. At the end of computation, the
circuitry returns the position information for the scaled pixel in
quantum registers
∣∣Y 〉 and ∣∣X〉 as well as the corresponding
color of the scaled pixel in quantum register
∣∣∣CY ,X
〉
.
Our proposed design calculates the position information
for the scaled pixel without quantum gates. To reduce an
image by a value n, the original position value is divided
by 2n. We accomplish this division by assigning the values at
locations |Ym−1〉 through |Yn〉 of quantum register |Y 〉 and
locations |Xm−1〉 through |Xn〉 of quantum register |X〉 to
the output position registers
∣∣Y 〉 and ∣∣X〉, respectively. Thus,
we eliminate the need to use a division circuit.
To calculate the color information for the scaled pixel, our
proposed quantum circuit must perform the calculation shown
in expression 3:


(2n − (Y · 2n − Y ) · (2n − (X · 2n −X) · CY,X+
(Y · 2n − Y ) · (2n − (X · 2n −X) · CY +1,X+
(2n − (Y · 2n − Y ) · (X · 2n −X) · CY,X+1+
(Y · 2n − Y ) · (X · 2n −X) · CY +1,X+1

÷ 22·n (3)
Where (Y ·2n−Y ) corresponds to locations |Yn−1〉 through
|Y0〉 of quantum register |Y 〉 and (X · 2n − X) corresponds
to locations |Xn−1〉 through |X0〉 of quantum register |X〉.
To perform this computation, the proposed bilinear inter-
polation circuit requires a quantum multiplication circuit, a
quantum addition circuit and a quantum subtraction circuit.
Our circuit computes equation 3 by executing the following
algorithm:
• Step 1: Copy (Y · 2n − Y ) and (X · 2n −X) to ancillae
with CNOT gates.
• Step 2: Calculate 2n−(Y ·2n−Y ) and 2n−(X ·2n−X)
with quantum subtraction circuits.
• Step 3: Calculate the products (2n− (Y · 2n−Y ) · (2n−
(X ·2n−X), (Y ·2n−Y ) ·(2n−(X ·2n−X), (2n−(Y ·
2n−Y )·(X ·2n−X) and (2n−(Y ·2n−Y )·(X ·2n−X)
with quantum multiplication circuits.
• Step 4: Calculate the product terms (2n − (Y · 2n − Y ) ·
(2n− (X ·2n−X) ·CY,X , (Y ·2n−Y ) · (2n− (X ·2n−
X) ·CY+1,X , (2n− (Y · 2n−Y ) · (X · 2n−X) ·CY,X+1
and (2n − (Y · 2n − Y ) · (X · 2n −X) ·CY +1,X+1 with
quantum multiplication circuits.
• Step 5: Complete the calculation of equation 3 with
quantum addition circuits.
The values at locations 2 · n− 1 through 0 of the quantum
register with the result of Step 5 are not a part of the new
pixel’s color information
(
CY ,X
)
. By not assigning these
locations to the quantum register containing the new pixel’s
color information
∣∣∣CY ,X
〉
we eliminate the need to use
quantum division circuits. The remaining locations are the new
pixel’s color information
(
CY ,X
)
and will be assigned to the
quantum register containing the new pixel’s color information∣∣∣CY ,X
〉
.
|10 · · · 01〉 • • |10 · · · 01〉
|Yn−1 · · ·Y0〉 • − • • |Garbage〉
|Xn−1 · · ·X0〉 • − • • |Garbage〉
|Ym−1 · · ·Yn〉
∣∣∣Y
〉
|Xm−1 · · ·Xn〉
∣∣∣X
〉
|0〉 • • |Garbage〉
|0〉 • • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|CY,X〉 • |CY,X〉
|CY+1,X〉 • |CY+1,X〉
|CY,X+1〉 • |CY,X+1〉
|CY+1,X+1〉 • |CY+1,X+1〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉
x + + +
∣∣∣CY ,X
〉
|0〉 |Garbage〉
Fig. 4: Proposed quantum bilinear interpolation circuit for the
scale down operation. The image is scaled down by a value
n.
TABLE I: Comparison of the Bilinear Interpolation Circuits
for the Scale Down Operation in Terms of Number of Func-
tional Blocks Used
Component 1 proposed
Adder 3 3
Subtractor 4 2
Divider 2 0*
Multiplier 8 8
1 is the design in [5]
* Our proposed design does not require a divider.
A. Cost Analysis of the Proposed Bilinear Interpolation Cir-
cuit for the Scale Down Operation
Table I shows the comparison between the proposed quan-
tum circuit for bilinear interpolation and the existing work
in terms of total number of arithmetic operations. Through
careful layout of functional blocks in our proposed quantum
circuit for bilinear interpolation we remove 2 quantum sub-
traction circuits from our design. By not assigning locations
2 · n − 1 through 0 of the quantum register containing the
result of equation 3 to the quantum register containing the
new pixel’s color information
∣∣∣CY ,X
〉
we eliminate the need
to use quantum division circuits.
Comparison of the T-count between the proposed quantum
bilinear interpolation circuit for the scale down operation and
the existing work in [5] is shown in Table II. The design in
[5] has a T-count of order ≈ O(n2). The proposed design’s T-
count is of order O(n2). To calculate the T-count of the exist-
ing design in [5], we determined the T-counts for the quantum
circuits used in the design. We determined that to calculate
equation 3, the design in [5] uses a quantum addition circuit
with a T-count of 28·n−14, a quantum subtraction circuit with
a T-count of 28 ·n− 14, a quantum multiplication circuit with
T-count of 7·n2+∑log2(n)i=1 n2i ·
(
14 · (n+ i− 2i−1)− 14) and
a quantum division circuit with a T-count of ≈ 400 · n2. We
compute the T-count for the proposed work and the existing
design by multiplying the T-count for each quantum functional
block by the number of times it is used and then sum the
result. Table I shows the number of functional blocks used by
the design in [5].
Table II shows that the proposed quantum circuit for bilinear
interpolation have an improvement ratio of ≈ 92.52% in terms
of T-count when performing the scale down operation. Our
proposed quantum bilinear interpolation circuits save T gates
by (i) using T gate efficient functional blocks and (ii) reducing
the number of required functional blocks to calculate the
new pixel’s color information (see equation 3). Our proposed
designs are based on the quantum arithmetic circuits illustrated
in Section III. As a result, our proposed bilinear interpolation
quantum circuit is based on a quantum addition circuit with
a T-count of 4 · n, a novel quantum subtraction circuit with a
T-count of 4 · n− 4 and a quantum multiplication circuit with
a T-count of 8 · n2 − 4 · n.
V. DESIGN OF THE PROPOSED BILINEAR INTERPOLATION
CIRCUITS FOR THE SCALE UP OPERATION
The proposed quantum circuit for bilinear interpolation is
shown in Figure 5 for the case of a scaling up an image
by an integer value n. Scaling up an image by an integer
value n results in increasing the original y and x positions of
each pixel by 2n. Inputs to the proposed quantum circuit is
the original pixel positions y and x stored in m bit quantum
registers |Y 〉, |X〉, respectively, along with the corresponding
original pixel color information CY,X stored in quantum
register |CY,X〉. Inputs also include the pixel color information
for adjacent original pixels at locations (y + 1, x), (y, x + 1)
and (y + 1, x + 1). The color information for these adjacent
pixels are stored in quantum registers |CY+1,X〉, |CY,X+1〉
and |CY +1,X+1〉 respectively. At the end of computation, the
circuitry returns the position information for the scaled pixel in
quantum registers
∣∣Y 〉 and ∣∣X〉 as well as the corresponding
color of the scaled pixel in quantum register
∣∣∣CY ,X
〉
.
To scale up an image by a value n, the position value is
multiplied by 2n. By concatenating n ancillae set to 0 to
quantum registers |X〉 and |Y 〉 such that they have the values
Xm−1 · · ·X00 · · · 0 and Ym−1 · · ·Y00 · · · 0 we eliminate the
need to use a quantum multiplication circuit. These combined
registers now contain the position information Y and X ,
respectively, for the scaled up pixel.
To calculate the color information for the scaled pixel, our
proposed quantum circuit must calculate equation 4.
TABLE II: T Gate Comparison of the Bilinear Interpolation Circuits for the Scale Down Operation
T-count % impr. w.r.t. 1
1 856 · n2 + 196 · n− 98 + 8 ·
∑log2(n)
i=1
n
2i
·
(
14 ·
(
n+ i− 2i−1
)
− 14
)
-
Proposed 64 · n2 − 12 · n− 8 ≈ 92.52%
1 is the design in [5]
|10 · · · 01〉 • • |10 · · · 01〉
|0〉
∣∣∣Yn−1:0
〉
|0〉
∣∣∣Xn−1:0
〉
|Y 〉 • − • • |Garbage〉
|X〉 • − • • |Garbage〉
|0〉 • •
∣∣∣Ym+n−1:n
〉
|0〉 • •
∣∣∣Xm+n−1:n
〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|CY,X〉 • |CY,X〉
|CY+1,X〉 • |CY+1,X〉
|CY,X+1〉 • |CY,X+1〉
|CY+1,X+1〉 • |CY+1,X+1〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉 x • |Garbage〉
|0〉
x + + +
∣∣∣CY ,X
〉
|0〉 |Garbage〉
Fig. 5: Proposed quantum bilinear interpolation circuit for the
scale up operation. The image is scaled up by a value n. The
notation m + n − 1 : n means quantum register locations
m + n− 1 through n for the output image position registers∣∣Y 〉 and ∣∣X〉. The notation n− 1 : 0 means quantum register
locations n−1 through 0 for the output image position registers∣∣Y 〉 and ∣∣X〉.


(
2m − Y
2n
)
·
(
2m − X
2n
)
· CY,X+(
Y
2n
)
· (2m −
(
X
2n
)
· CY +1,X+(
2m − Y
2n
)
·
(
X
2n
)
· CY,X+1+(
Y
2n
)
·
(
X
2n
)
· CY +1,X+1


÷ 22·m (4)
Where, Y2n corresponds to locations
∣∣Ym+n−1
〉
through∣∣Yn−1
〉
of the combined position register
∣∣Y 〉 and (X−X ·2n))
corresponds to locations
∣∣Xm+n−1
〉
through
∣∣Xn−1
〉
of the
combined position register
∣∣X〉 [5]. The values at loca-
tions
∣∣Ym+n−1
〉
through
∣∣Yn−1
〉
and at locations
∣∣Xm+n−1
〉
through
∣∣Xn−1
〉
correspond to the original y and x positions
of the pixel.
To perform this computation, the proposed bilinear inter-
polation circuit requires a quantum multiplication circuit, a
quantum addition circuit, and a quantum subtraction circuit.
Our circuit computes equation 4 by executing an algorithm
identical to the proposed scale down circuit. The algorithm
our quantum bilinear interpolation circuit for the scale up
operation implements is as follows:
• Step 1: Copy Y2n and
X
2n to ancillae with CNOT gates.
• Step 2: Calculate 2m − Y2n and 2m − Y2n with quantum
subtraction circuits.
• Step 3: Calculate the products
(
2m − Y2n
)
·
(
2m − X2n
)
,(
Y
2n
)
·
(
2m − X2n
)
,
(
2m − Y2n
)
)·
(
X
2n
)
and
(
Y
2n
)
·
(
X
2n
)
with quantum multiplication circuits.
• Step 4: Calculate the product terms
(
2m − Y2n
)
·(
2m − X2n
)
· CY,X ,
(
Y
2n
)
· (2m −
(
X
2n
)
· CY+1,X ,(
2m − Y2n
)
·
(
X
2n
)
·CY,X+1 and
(
Y
2n
)
·
(
X
2n
)
·CY +1,X+1
with quantum multiplication circuits.
• Step 5: Complete the calculation of equation 4 with
quantum addition circuits.
The values at locations 2 ·m− 1 through 0 of the quantum
register with the result of Step 5 are not a part of the new
pixel’s color information
(
CY ,X
)
. By not assigning these
locations to the quantum register containing the new pixel’s
color information
∣∣∣CY ,X
〉
we eliminate the need to use
quantum division circuits. The remaining locations are the new
pixel’s color information
(
CY ,X
)
and will be assigned to the
quantum register containing the new pixel’s color information∣∣∣CY ,X
〉
.
A. Cost Analysis of the Proposed Bilinear Interpolation Cir-
cuit for the Scale Up Operation
TABLE III: Comparison of the Bilinear Interpolation Circuits
for the Scale Up Operation in Terms of Number of Functional
Blocks Used
Component 1 proposed
Adder 3 3
Subtractor 4 2
Divider 2 0*
Multiplier 8 8
1 is the design in [5]
* Our proposed design does not require a divider.
Table III shows the comparison between the proposed
quantum circuit for bilinear interpolation and the existing work
in terms of total number of arithmetic operations. Through
TABLE IV: T Gate Comparison of Bilinear Interpolation Circuits for the Scale Up Operation
T-count % impr. w.r.t. 1
1 856 · n2 + 196 · n− 98 + 8 ·
∑log2(n)
i=1
n
2i
·
(
14 ·
(
n+ i− 2i−1
)
− 14
)
-
Proposed 64 · n2 − 12 · n− 8 ≈ 92.52%
1 is the design in [5]
careful layout of functional blocks in our proposed quantum
circuit for bilinear interpolation we remove 2 quantum sub-
traction circuits from our design. Further, by not assigning
locations 2·m−1 through 0 of the quantum register containing
the result of equation 4 to the quantum register containing the
new pixel’s color information
∣∣∣CY ,X
〉
we eliminate the need
to use quantum division circuits.
Comparison of the T-count between the proposed quantum
bilinear interpolation circuit for the scale up operation and the
existing work in [5] is shown in Table IV. The design in [5] has
a T-count of order ≈ O(n2). The proposed design’s T-count is
of order O(n2). To calculate the T-count of the existing design
in [5], we determined the T-counts for the quantum circuits
used in the design. We determined that to calculate equation
3, the design in [5] uses a quantum addition circuit with a
T-count of 28 · n − 14, a quantum subtraction circuit with a
T-count of 28 · n− 14, a quantum multiplication circuit with
a T-count of 7 ·n2+∑log2(n)i=1 n2i ·
(
14 · (n+ i− 2i−1)− 14),
8 ·n2− 4 ·n and a quantum division circuit with a T-count of
≈ 400 · n2. We compute the T-count for the proposed work
and the existing design by multiplying the T-count for each
quantum functional block by the number of times it is used
and then sum the result.
Table IV shows that the proposed quantum circuit for
bilinear interpolation has an improvement ratio of ≈ 92.52%
in terms of T-count when performing the scale up operation.
Our proposed quantum bilinear interpolation circuit reduces
T-count by (i) using T gate efficient functional blocks and
(ii) reducing the number of required functional blocks to
calculate the new pixel’s color information (see equation 3).
Our proposed designs are based on the quantum arithmetic
circuits illustrated in Section III. As a result, our proposed
bilinear interpolation quantum circuit is based on a quantum
addition circuit with a T-count of 4 · n, a novel quantum
subtraction circuit with a T-count of 4 · n− 4 and a quantum
multiplication circuit with a T-count of 8 · n2 − 4 · n.
VI. CONCLUSION
In this work, we presented T-count efficient quantum circuits
for bilinear interpolation. Proposed quantum circuits for the
scale up operation and scale down operation are illustrated.
The building blocks used in our proposed quantum bilinear
interpolation circuits (quantum adder, proposed quantum sub-
tractor and quantum multiplication circuit) are also shown.
The proposed quantum bilinear interpolation circuits are com-
pared and achieve significant T-count savings compared to the
existing work. They are also shown to require fewer quantum
arithmetic circuits compared to the existing work. We conclude
that the proposed quantum bilinear interpolation circuits can
be integrated in a larger quantum image processing circuit for
NEQR encoded images where T-count is of primary concern.
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